A novel graphical technique for analysis of runtime cache behavior

Loading...
Thumbnail Image
Authors
Pendse, Ravi
Tambe, N.
Walterscheidt, U.
Advisors
Issue Date
1997-08-06
Type
Conference paper
Keywords
Algorithm design and analysis , Analytical models , Application software , Cache memory , Computational modeling , Degradation , Relays , Runtime , Throughput
Research Projects
Organizational Units
Journal Issue
Citation
Pendse, R.; Tambe, N.; Walterscheidt, U.; , "A novel graphical technique for analysis of runtime cache behavior," Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on , vol.2, no., pp. 1322- 1325 vol.2, 3-6 Aug. 1997 doi: 10.1109/MWSCAS.1997.662325
Abstract

A novel technique is introduced to graphically analyze the runtime behavior of block replacement algorithms used in cache controllers. The new method allows a behavioral comparison of two or more algorithms, previously impossible due to the vast amount of data involved in cache simulations. Absolute and relative comparisons are demonstrated and the application in the development of a modified LRU is shown.

Table of Contents
Description
The full text of this article is not available on SOAR. WSU users can access the article via IEEE Xplore database licensed by University Libraries: http://libcat.wichita.edu/vwebv/holdingsInfo?bibId=1045954
Publisher
IEEE
Journal
Book Title
Series
Circuits and Systems, 1997. Proceedings of the 40th Midwest Symposium on;vol.2, no., pp. 1322- 1325
PubMed ID
DOI
ISSN
EISSN