Dynamic task scheduling to improve performance and distribute heat uniformly on multicore system

Thumbnail Image
Pandi, Koteswara Rao
Asaduzzaman, Abu
Issue Date
Research project
Multi-core systems , Dynamic task scheduling algorithm , WNoC , Uniform heat distribution
Research Projects
Organizational Units
Journal Issue

Frequent core utilization to achieve the required computation and communication goals results in high heat generation on the processor chip. Excessive heat generation could potentially cause the chip to overheat and malfunction. Multicore architecture with wireless network-on-chip (WNoC) has become a promising solution to satisfy the growing performance-power requirements. However, multicore WNoC with uniform or non-uniform subnets may suffer with poor core utilization, which reduces the performance and life span of the processor chip. In this work, we propose a dynamic task scheduling algorithm to improve performance and distribute heat uniformly on multicore WNoC architecture. The proposed algorithm consists of a two-step sorting process employing short-job-first (SJF) scheduling for uniform time distribution to achieve even heat dissipation, while maximizing resource utilization. A 49-core (7x7 WNoC) architecture with 1-Hop (where a core needs only one hop to reach the nearest router), 2-Hop, and 3-Hop architecture are modeled and simulated. The simulation programs are run using a representative synthetic workload, with 92 jobs, to evaluate the proposed algorithm. The simulation results exhibit that the 1-Hop architecture helps reduce the hop count by up to 45.83%, latency by up to 19.28%, and power consumption by up to 37.16%. The proposed scheduling algorithm helps distribute heat uniformly on the WNoC chip.

Incorporating ‘the propose dynamic task scheduling algorithm for WNoC’ into graphical processing unit (GPU) and similar architectures could potentially create a formidable computing powerhouse, equipped to address an even wider range of computational tasks.

Table of Contents
A project presented to the Department of Electrical and Computer Engineering and the faculty of the Graduate School of of Wichita State University in partial fulfillment of the requirements for the degree of Master of Science.
Wichita State University
Book Title
PubMed ID