Now showing items 1-1 of 1

    • Design and timing analysis of wave pipelined circuits 

      Ozgun, Recep (Wichita State University, 2006-05)
      In conventional pipelined circuits there is only one data wave active in any pipeline stage at any time; therefore, the clock speed of the circuit is limited by the maximum stage delay in the circuit. In wave pipelining, ...