Browsing by Subject "Cache miss ratio"
Now showing items 1-1 of 1
-
A novel directory based hybrid cache coherence protocol for shared memory multiprocessors
(IEEE, 2016)While addressing cache coherency in shared memory multiprocessors, traditional snoopy based pure write update (PWU) and pure write invalidate (PWI) protocols have many issues including low bandwidth, high memory latency, ...