Pipeline LRU block replacement algorithm

Loading...
Thumbnail Image
Issue Date
2000
Authors
Bhagavathula, Ravi
Chittoor, P.
Pendse, Ravi
Advisor
Citation

Bhagavathula, R.; Chittoor, P.; Pendse, R.; , "Pipeline LRU block replacement algorithm," Circuits and Systems, 2000. Proceedings of the 43rd IEEE Midwest Symposium on, vol.1, no., pp.404-407 vol.1, 2000 doi: 10.1109/MWSCAS.2000.951669

Abstract

Recent advances in VLSI technology have spurred a tremendous increase in the performance of processors. Due to the slower main memory, there exists a bottleneck in the performance of computer systems. Caching is an effective way to reduce these bottlenecks. With increasing cache sizes, the performance of the processor could be enhanced by using advanced block replacement algorithms like LRU etc. However, due to the presence of the cache in the critical timing path, many processors do not employ these advanced replacement policies. In this paper, the authors present an alternative implementation of block replacement algorithms in CPU caches by modifying the processor pipeline to hide the latency involved in the replacement scheme

Table of Content
Description
The full text of this article is not available on SOAR. WSU users can access the article via IEEE Xplore database licensed by University Libraries: http://libcat.wichita.edu/vwebv/holdingsInfo?bibId=1045954
publication.page.dc.relation.uri
DOI